

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 1 220 312 A1**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
03.07.2002 Bulletin 2002/27

(51) Int Cl.7: **H01L 21/762, H01L 21/763**

(21) Application number: **00830870.2**

(22) Date of filing: **29.12.2000**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: **Leonardi, Salvatore**
95025 ACI S. Antonio (Catania) (IT)

(74) Representative: **Botti, Mario**
Botti & Ferrari S.r.l.
Via Locatelli, 5
20124 Milano (IT)

(71) Applicant: **STMicroelectronics S.r.l.**
20041 Agrate Brianza (Milano) (IT)

(54) **Integration process on a SOI substrate of a semiconductor device comprising at least a dielectrically isolated well**

(57) The invention relates to an integration process in a SOI substrate (103) of a semiconductor device (100) comprising at least a dielectrically insulated well (200), which process comprises:

- an oxidising step directed to form an oxide layer (111);
- a depositing step of a nitride layer (112) onto the oxide layer (111); and
- a masking step, carried out onto the nitride layer (112) using a resist layer (113) and directed to define suitable photolithographic openings for forming at least one dielectric trench (104) effective to provide side insulation for the well (200).

The integration process of the invention further comprises:

- an etching step of the nitride layer (112) and oxide layer (111), as suitably masked by the resist layer (113), the nitride layer (112) being used as a hard-mask;
- a step of forming the at least one dielectric trench (104), which step comprises at least one step of etching the substrate (103), an oxidising step of at least sidewalls (114) of the at least one dielectric trench (104), and a step of filling the at least one trench (104) with a filling material (105); and
- a step of defining active areas of components to be integrated in the well (200), being carried out after the step of forming the at least one dielectric trench

(104).




FIG. 9

Description

Field of Application

[0001] This invention relates to an integration process in a SOI substrate of a semiconductor device comprising at least a dielectrically insulated well.

[0002] Specifically, the invention relates to an integration process in a SOI substrate of a semiconductor device comprising at least a dielectrically insulated well, which process comprises:

- an oxidising step directed to form an oxide layer;
- a depositing step of a nitride layer onto said oxide layer; and
- a masking step, carried out onto said nitride layer using a resist layer and directed to define suitable photolithographic openings for forming at least one dielectric trench providing side insulation for said well.

[0003] The invention relates, particularly but not exclusively, to a process for integrating a BiCMOS technology device in a SOI (Silicon-On-Insulator) substrate, and the description which follows will cover this field of application for convenience of illustration.

Prior Art

[0004] As it is well known, full electrical insulation for one or more devices may be obtained, for example, by integrating a dielectric trench insulating structure so as to create one or more isolation wells wherein such devices can be formed.

[0005] Particularly with devices made in SOI substrates, which devices are characterised by a BOX (Buried Oxide) layer providing vertical insulation, a dielectric trench side insulating structure is specifically provided for lateral insulation only.

[0006] Thus, continuity from the buried oxide layer to the dielectric trench side insulating structure ensures dielectric insulation of devices integrated in the SOI substrates and formed in suitable wells, known as isolation wells, which are surrounded by the BOX layer and the dielectric trench side insulating structure.

[0007] Shown schematically in Figure 1 is a portion 1 of a semiconductor device which includes essentially a dielectrically insulated well 2 according to the prior art.

[0008] In particular, the semiconductor device portion 1 includes a substrate region 3, also known as the handle-wafer, which usually provides mechanical support. Where complex devices are integrated, it also serves as an active silicon layer.

[0009] Formed onto the substrate region 3 is a buried oxide (BOX) layer 4 which is used for vertical insulation of the well 2, side insulation thereof being provided by

means of a side oxidised region which is covered by a nitride layer 6 and is provided at the edges of the well 2 in dielectric contact with the buried oxide layer 4.

[0010] In particular, the combination of two side oxidised regions 5 with their nitride layers 6, and the underlying portion of the buried oxide layer 4, forms a so-called dielectric trench insulating structure 7 which is usually filled with a filling material 8, usually polysilicon.

[0011] The dielectric trench insulating structure 7 defines, inside the well 2, an integration region 9 (device-wafer) for a variety of components which are thus isolated from the remainder of the semiconductor device.

[0012] The surface of the semiconductor device portion 1 should be sufficiently planar to allow the other layers required for integrating components of interest in the well 2 to be grown or deposited. The involved layers may be photoresist, nitride, vapox, oxide, metallisation or other layers, for example.

[0013] It should be noted here that processes of etching and depositing mutually selective layers are necessary to produce the side insulation, as well as for the planarising step.

[0014] For example, silicon etching to form the dielectric trench insulating structure 7 is to be carried out selectively with respect to the surface layers (such as oxide and/or nitride layers). In particular the presence of the buried oxide layer 4, typical of SOI substrates, makes a complicated process sequence necessary to avoid etching away or damaging the layer 4 during any of the processing steps required to form the electrically isolated well 2.

[0015] From US Patent No. 5,811,315 to W. Yindeepol et al., a method of forming dielectric trench insulating structures in SOI substrates is known which comprises, in particular, a process sequence for integrating and planarising deep trenches, and is directed to leave the thickness of a field oxide, preliminarily grown over the silicon wafer surface, unaffected.

[0016] Reference will be made now to Figures 2A to 2O for a description of this known process sequence.

[0017] Starting with a SOI substrate 13 formed onto a conventional substrate 11, and a buried oxide layer 12 (as shown schematically in Figure 2A), the following layers are formed in this order: a thick oxide layer 14 (also known as field oxide), being grown preliminarily over the silicon surface of the substrate 13; a silicon nitride layer 15, being deposited onto said field oxide 14; and a (VAP-POX or TEOS) deposited oxide layer 16, acting as a hardmask, which is deposited onto the previously formed layer 15 of silicon nitride.

[0018] The silicon nitride layer 15 is used, in particular, to avoid etching the field oxide 14 away during the step of removing the hardmask layer 16, as later provided after a dielectric insulating trench 17 is formed.

[0019] The hardmask layer 16 is purposely coated with a resist layer 18 (as shown schematically in Figure 2B), and appropriate openings are formed to the same width as the dielectric trenches 17 to be formed, using

photolithographic processes well known to the skilled persons in the art. A step is then carried out of dry etching the layers 16, 15 and 14, the etchant chemistry for these layers being selective with respect to the substrate 13.

[0020] Thereafter, the resist layer 18 is removed, and the substrate 13 is dry etched down to the buried oxide layer 12 to form the dielectric trench 17 (as shown schematically in Figure 2C).

[0021] To remove crystal damages caused during this etching step along the walls of the dielectric trench 17, a thin oxide layer 19, known as sacrificial oxide, is grown and subsequently removed (as shown schematically in Figures 2D and 2E). The thin sacrificial oxide layer 19 is etched using a HF solution. This etching should not be applied for too long, overetching of the buried oxide layer 12 and the field oxide 14 being thus avoided.

[0022] A sidewall oxidation process to grow an oxide layer 20 along the sidewalls of the dielectric trench 17 (as shown schematically in Figure 2F), and a depositing step of a nitride layer 21 all over the surface of the semiconductor device (as shown schematically in Figure 2G), are then carried out.

[0023] The nitride layer 21 is next etched away, anisotropically and selectively with respect to the buried oxide layer 12, but allowed to stay on the sidewall surfaces of the dielectric layer 17 in order to form so-called spacers in contact with the silicon nitride layer 15 (as shown schematically in Figure 2H). The nitride layer 21 is instead removed from over the hardmask layer 16 and from the bottom of the dielectric trench 17.

[0024] It should be noted that the deposition of the nitride layer 21 is also directed to prevent etching through the field oxide 14 as the hardmask layer 16 is removed. For the purpose, the thickness of the hardmask layer 16 is originally selected to ensure that a vertical-wall portion of it will survive the various etching steps and provide good covering of the spacer formed by nitride layer 21, which will serve to keep the side regions of the field oxide 14 intact (as shown schematically in Figure 2I).

[0025] This means that, during the process operations between the two nitride depositions, HF etchings will be applied to remove any residual oxynitride 22 from the interface of the two nitride layers (15 and 21), as shown schematically in Figure 2J.

[0026] Following a step of anisotropically removing the nitride layer 21, the resulting trench 23 is filled with a filling material 24, specifically a polysilicon filling material (as shown schematically in Figure 2K).

[0027] Thereafter, the polysilicon filling material 24 is removed from the surface, which is an endpoint with respect to the hardmask layer 16 (etching back step), thereby to leave some polysilicon 24 inside the trench 23 (as shown schematically in Figure 2L). At this stage, the polysilicon filling material 24 is overetched slightly so that the following cap oxidising step can be planar with respect to the field oxide 14.

[0028] After this etching back step of the polysilicon

filling material 24, the hardmask layer 16 left-over is removed. It is therefore important to have a robust interface provided between the nitride regions 15 and 21 which is capable of withstanding the protracted exposure to the etchant involved in the removal of the hardmask layer 16.

[0029] It should be noted that the hardmask layer 16 is not to be removed before the polysilicon filling material 24 is deposited into the trench 23. Otherwise, the buried oxide layer 12 would be removed with it, since, at this stage, the bottom of the trench 23 is not protected by any nitride layer, and the required vertical dielectric insulation of the trench 23, and hence of the well 2, is missing.

[0030] Furthermore, even with the polysilicon filling material 24 in the trench 23, a nitride layer 21 would still be necessary to provide side spacers and prevent an etching of the hardmask layer 16 from intruding also into the field oxide 14 (as shown schematically in Figure 2M).

[0031] After removal of the hardmask layer 16, the whole surface of the semiconductor device, excepting the polysilicon filling material 24, will be covered with silicon nitride (layers 15 and 21). An oxidising step is then carried out to oxidise and plug up dielectrically the polysilicon filling material 24 in the trench 23, thus forming the so-called cap oxide 25 (as shown schematically in Figure 2N).

[0032] At this point, the silicon nitride of the layers 15 and 21 is removed, to leave the well 2 sides insulated dielectrically by the trench 23 thus obtained (as shown schematically in Figure 2O). The combination of the trench 23 and the buried oxide layer 12 in mutual contact form the dielectric insulation of the well 2.

[0033] It thus becomes possible to go through further processing steps and integrate a number of devices in such a well 2, now dielectrically insulated.

[0034] Although achieving its object of providing a dielectrically insulated well in a SOI substrate, the above known solution involves a long and complicated procedure, and has technological limitations which demand compromise processing. Particularly overetching, when removing the silicon nitride layer 15, may cause structural problems in the trench 23, as shown schematically in Figures 3A and 3B.

[0035] These problems can be obviated by dry etching, rather than wet etching, the silicon nitride layer 15. In practice, this choice may result in a thin layer 26 of so-called pad oxide becoming damaged which would be present in the active regions of the semiconductor device where no thick field oxide 14 is provided (as shown schematically in Figure 3C). Before this dry etching can be applied to the silicon nitride layer 15, the pad oxide 26 must be removed and a better quality oxide grown instead, which further lengthens the process sequence.

[0036] Also, the thickness of the hardmask layer 16 would exit the etching step for forming the trench 23 with uneven spots.

[0037] Finally, the trench 23 must be filled before the

hardmask layer 16 is removed, to avoid etching away the buried oxide layer 12. This process limitation introduces some problems to the step of etching back the polysilicon filling material 24. Controlling the planarity of the semiconductor device surface near the trench 23 after said step of etching back the polysilicon filling material 24, is made difficult (as shown schematically in Figures 4A and 4B) by that the depth to which the polysilicon filling material 24 is etched inside the trench 23 is proportional to the thickness of the hardmask layer 16, and the thickness of the hardmask layer 16 shows unevenness after the etching of the trench 23.

[0038] Also described in the aforementioned US patent is an alternative process for removing the hardmask layer 16 before the step of filling the trench 23 with the polysilicon filling material 24, without etching away the buried oxide layer 12.

[0039] After completing the process steps just described up to the depositing step of the nitride layer 21, a dry etching step is carried out with different pressure and power parameters with respect to the previous embodiment, so as to retain a residual amount 21* of nitride on the bottom of the trench insulating structure (as shown schematically in Figures 5A and 5A-1).

[0040] Presently, the hardmask layer 16 is removed, and the steps of depositing, etching back and oxidising the polysilicon filling material 24 are carried out similarly as in the above-described process sequence (as shown schematically in Figures 5B to 5E), the nitride layer 15 is removed, and a trench 23 is thus completed with residual nitride 21* left on the trench bottom (as shown schematically in Figure 5F).

[0041] A first embodiment of the trench 23, shown schematically in Figures 6A to 6E, is also described wherein the nitride layer 15 is removed initially to also take away corner edges 27. Thereafter, another nitride layer 28 is grown which conforms with the underlying structure, and the structure is completed by the previously described process steps.

[0042] A second embodiment of the known trench 23', shown schematically in Figures 7A to 7E, can be obtained by removing the nitride layer 15 and depositing the polysilicon filling material 24 directly, the structure being completed by the previously described process steps.

[0043] The alternative embodiments shown in Figures 5A to 5F, and 6A to 6E, provide trench insulating structures which have no nitride layers inside the trenches, thus eliminating the risk of this internal layer of nitride causing stresses and flaws to appear in the SOI substrate next to the trench walls.

[0044] In these alternative embodiments, however, the selectivity of some processing steps with respect to others is critical, and calls for a complicated and variously compromised process sequence.

[0045] In particular, and as indicated in the aforementioned patent, the buried oxide layer 12 typical of SOI substrates must be protected during the etching steps

to form the trench 23.

[0046] In addition, the trench 23 is formed after the field oxide 14 is grown, that is after defining the active areas of the components. This requires that the thickness of the field oxide 14 be preserved during the etching steps necessary to form the trench 23.

[0047] The above limitations to the process call for depositions of at least two nitride layers, and create problems of selectivity in connection with the required etchings to integrate the trench 23 as well as protect the field oxide 14.

[0048] Forming a trench of insulating structure 23 as taught in the aforementioned patent, in accordance with the main process flow and its alternative embodiments, involves long and complicated processing steps, and places constraints on the fabrication of the semiconductor device as a whole.

[0049] Integrating dielectrically insulated structures in SOI substrates has a further problem in the quality of the side insulation provided for the well by the trench insulating structure.

[0050] For example, the development of flaws from mechanical stress in the silicon regions which surround the trench insulating structure, or the silicon regions near the corners of the well defined by such a structure, where the trench is contacting the buried oxide layer, may lead to leakage, early breakdown, or breakdown instability, especially at high operating voltages of the well.

[0051] To remove this critical factor, it has been known to bias the polysilicon trench filling material 24 so as to maintain a stable electrical isolation of the components integrated in the various isolation wells of the wafer. This bias method involves, however, changes to the structure and the process previously described.

[0052] Methods of biasing the polysilicon filling material of a dielectric trench which are consistent with SOI substrate technologies are described in US Patents No. 5,914,523 to R. Bashir et al., and No. 6,071,803 to M. J. Rutten et al., for example.

[0053] In particular, the above-mentioned first patent describes a process for obtaining a metallisation trench which is partly insulated dielectrically and allows top-bottom contact of the silicon regions located in the handle-wafer and in the device-wafer, in order to overcome problems of integration of ESD structures in dielectrically insulated technologies.

[0054] The resulting structure is in contact with the trench filling material, thereby overcoming the problems of unstable insulation mentioned above.

[0055] The above-mentioned second patent describes a process for obtaining a trench insulating structure in a SOI substrate. In particular, the process sets out from a trench 23 (Figure 2N) obtained in accordance with the first patent, and comprises an oxidising step of the polysilicon filling material 24 of the trench (as shown schematically in Figure 8A), which results in a nitride layer 29 being formed.

[0056] The nitride layer 29 and a portion of the nitride layer 21 are then etched away to leave a side portion 30 of polysilicon exposed (as shown schematically in Figure 8B).

[0057] The exposed polysilicon side portion 30 is 0.5 micron at the deepest.

[0058] A further layer 31 of polysilicon is then deposited onto the entire surface of the semiconductor device to cover the formed trench (as shown schematically in Figure 8C).

[0059] It should be noted that the polysilicon layer 31 will be contacting the polysilicon filling material 24 through the exposed polysilicon side portion 30, the depositing step being self-aligned and requiring no additional masking.

[0060] Briefly, the bias contact to the trench polysilicon filling material 24 is established by a second polysilicon layer 31, the latter being optionally useful to contact active regions of the components as well.

[0061] All of the conventional trench insulating structures in a SOI substrate described hereinabove involve long and complicated sequences of fabrication steps, and place heavy constraints on the construction of the whole semiconductor device, especially the trench, while also creating problems of criticality of the etching steps and selectivity of the materials to be used, which all restrict their applicability.

[0062] The underlying technical problem of this invention is to provide a process for integrating a semiconductor device having an insulating structure in a SOI substrate, which process has structural and functional features appropriate to make the process sequence simple and overcome the drawbacks with which conventional processes are still beset.

Summary of the Invention

[0063] The principle on which this invention stands is one of using the nitride layer from the initial step of fabricating the semiconductor device as a hardmask, and forming the dielectric trenches for insulating the well of the semiconductor device before the active areas of the components to be integrated in the well are defined, thereby reducing the number of and making the integration process steps simpler and more flexible to carry out.

[0064] Based on this principle, the technical problem is solved by an integration process as previously indicated and defined in the characterising portion of Claim 1.

[0065] The features and advantages of the integration process according to this invention will be apparent from the following description of embodiments thereof, given by way of non-limitative examples with reference to the accompanying drawings.

Brief Description of the Drawings

[0066] In the drawings:

Figure 1 shows schematically a semiconductor device having an insulating structure and being integrated in a SOI substrate, according to the prior art;

Figures 2A to 2O show schematically the device of Figure 1 at different stages of its fabrication process, according to the prior art;

Figures 3A to 3C show schematically the device of Figure 1 at different stages of an alternative embodiment of its fabrication process, according to the prior art;

Figures 4A and 4B show schematically the device of Figure 1 at different stages of another alternative embodiment of its fabrication process, according to the prior art;

Figures 5A to 5F show schematically the device of Figure 1 at different stages of a further alternative embodiment of its fabrication process, according to the prior art;

Figures 6A to 6E show schematically the device of Figure 1 at different stages of still another alternative embodiment of its fabrication process, according to the prior art;

Figures 7A to 7E show schematically the device of Figure 1 at different stages of another alternative embodiment of its fabrication process, according to the prior art;

Figures 8A to 8C show schematically a detail of the device of Figure 1 at different stages of another alternative embodiment of its fabrication process, according to the prior art;

Figure 9 shows schematically a semiconductor device having an insulating structure and being integrated in a SOI substrate, according to the invention;

Figures 10A to 10S show schematically the device of Figure 9 at different stages of its fabrication process, according to the invention;

Figures 11A and 11B show schematically the device of Figure 9 at different stages of an alternative embodiment of its fabrication process, according to the invention;

Figures 12A and 12B show schematically the device of Figure 9 at different stages of another alternative embodiment of its fabrication process, according to the invention;

Figures 13A and 13B show schematically the de-

vice of Figure 9 at different stages of a further alternative embodiment of its fabrication process, according to the invention; and

Figures 14A and 14B show schematically the device of Figure 9 at different stages of still another alternative embodiment of its fabrication process, according to the invention.

Detailed Description

[0067] With reference to the drawings, in particular to Figure 9 thereof, a semiconductor device, fabricated according to the invention in a SOI substrate, is generally and schematically shown at 100.

[0068] The semiconductor device 100 includes essentially a well 200 which is formed above a substrate 103 of the SOI type and is insulated dielectrically by a trench of insulating structure 104.

[0069] As previously described with reference to the prior art solutions, the semiconductor device 100 includes a substrate region 101 which is also known as the handle-wafer and is usually to provide mechanical support.

[0070] Formed in the substrate region 101 is a layer 102 of buried oxide (BOX) acting as vertical insulation for the well 200, the latter being overlaid by the SOI substrate 103. The well 200 also includes, formed in the SOI substrate 103, a high-concentration buried layer 110, specifically of the n type.

[0071] To insulate the well 200 laterally, the semiconductor device 100 further includes at least one dielectric trench 104, contacting the buried oxide layer 102 and being filled with a polysilicon filling material 105.

[0072] The semiconductor device 100 conventionally includes, formed on top of the SOI substrate 103, a thick oxide layer 106, a thin oxide layer 107, and a layer 108 isolating the surface dielectrics of the components (VAPOX or TEOS).

[0073] A metallisation 109 completes the semiconductor device 100.

[0074] The process for integrating the semiconductor device 100, according to this invention, will now be described through its steps shown in Figures 10A to 10S.

[0075] A so-called pad oxidising step is carried out on a SOI substrate blank which comprises a substrate region 101, a buried oxide layer 102, and a SOI substrate 103 wherein the high-concentration buried layer 110 locates (as shown schematically in Figure 10A), in order to form a pad oxide layer 111, and is followed by a depositing step of a nitride layer 112 (as shown schematically in Figure 10B).

[0076] Advantageously in this invention, the nitride layer 112 is used as a hardmask, unlike the conventional sequence. Its thickness is then calibrated on the basis of the selectivity values of silicon with respect to nitride, so as to ensure its performance as a hardmask throughout the etching steps to be carried out later in order to

produce the dielectric trench 104.

[0077] It should be noted that a great thickness of the nitride layer 112 might result in crystal stress causing flaws to appear in the silicon surface of the semiconductor device 100. This potential problem has been overcome conventionally by keeping the thickness ratio between the nitride layer 112 and the pad oxide layer below 3 or 4.

[0078] In a preferred embodiment of the semiconductor device 100 according to the invention, the thickness of the pad oxide layer 111 is selected equal to about 500 Å, and the thickness of the nitride layer 112 equal to about 1400 Å.

[0079] The integration process according to the invention further comprises a masking step, carried out conventionally by depositing, exposing and developing a resist layer 113 so as to define a photolithographic opening for use in forming the dielectric trenches 104 (as shown schematically in Figure 10C).

[0080] The example shown in Figures 10A to 10S comprises a semiconductor device 100 having first A and second B differently constructed dielectric trenches. In particular, the first trench A has a polysilicon filling material 105 which is isolated from the surface of the semiconductor device 100 by a thick oxide region 106, and the second trench B is contacted by the surface of the semiconductor device 100. Advantageously according to the invention, the above-described integration process allows either of the above-mentioned trench structures to be produced as appropriate to meet individual application requirements.

[0081] The integration process according to the invention is continued through an anisotropic step of dry etching the combination of the hardmask nitride layer 112 and the pad oxide layer 111 (as shown schematically in Figure 10D). The trenches 104 are then formed once the resist layer 113 is removed.

[0082] In particular, the step of forming the trenches 104 comprises anisotropically etching the silicon SOI substrate 103 down to the buried layer 110 (as shown schematically in Figure 10E).

[0083] It should be noted that, advantageously in this invention, no significant etching of the buried oxide layer 102 would occur during the etching step of the silicon of the SOI substrate 103, because the selectivity of silicon etching is much higher than oxide etching (greater than 100:1).

[0084] Furthermore, the thickness of the nitride layer 112 will be diminished only marginally, because of the selectivity of silicon etching being higher than nitride etching (approximately 90:1). Accordingly, the nitride layer 112 can be used as a hardmask with no need of providing any great nitride thickness. In particular, the thickness of this layer will be retained, after the etching step, to a sufficient degree for reuse during further processing (as shown schematically in Figures 11A and 11B, to be described in greater detail).

[0085] Once the dielectric trench 104 is formed, the

integration process continues through an oxidising step (to about 4000 to 5000 Å in a preferred embodiment) which also affects the sidewalls 114 of the dielectric trench 104 (as shown schematically in Figure 10F).

[0086] It should be noted that the oxidising step of both walls 114 would not cause the trench 104 to be plugged dielectrically, by virtue of the width of the photolithographic opening of the dielectric trench 104. Advantageously in this invention, the stressing effects can thus be attenuated in the SOI substrate 103.

[0087] Also, the presence of the nitride layer 112 over the surface of the semiconductor device 100 disallows oxide growing. In practice, a thin layer 115 of oxynitride will form but it is of no harm to the performance of the semiconductor device 100.

[0088] A bird's beak structure 116, known in the art as a LOCOS (local oxidation) structure, forms near the edge of the trench 104 where the nitride layer 112 is discontinued.

[0089] Unlike the prior art sequence, the etching selectivity of the hardmask nitride layer 112 with respect to the oxide affords more versatile fabrication of the trench 104 and the dielectric isolation well 200.

[0090] The hardmask nitride layer 112 can be removed, however, if required by the peculiar requirements of structure, for example to grow a so-called sidewall oxidised layer over the silicon surface as well (as shown schematically in Figures 12A and 12B, to be described in greater detail), or to perform low-energy ion implantations in the silicon surface, or to deposit a dielectric layer to an even thickness onto the whole wafer (concurrently onto the surface of the semiconductor device 100 and inside the trench 104).

[0091] In the last-mentioned instance, the pad oxide layer 111 may also be removed from the surface of the semiconductor device 100 without significantly affecting the thickness of the buried oxide layer 102. In fact, since the pad oxide layer 111 is very thin, a reduction in the thickness of the buried oxide layer 102, in consequence of the layer 111 etching, would prove trivial even with technologies which utilise SOI substrates having a thin buried oxide layer 102.

[0092] The above approach may be applied, for example, to a buried oxide obtained by the SIMOX technique, wherein the thickness of the buried oxide layer 102 would be on the order of a few thousand Ångströms.

[0093] On the other hand, according to the prior art process sequence, forming the trench insulating structure after the field oxide is defined requires that the thickness of the field oxide layer be preserved, as by means of a dedicated nitride layer, throughout the etching steps for forming the trench.

[0094] The integration process according to the invention further comprises a step of filling the dielectric trench 104 by depositing a polysilicon filling material 105 onto the entire surface of the semiconductor device 100 (as shown schematically in Figures 10G).

[0095] It should be noted that the thickness of the

polysilicon filling material 105 should be adequate to plug up the trench 104. In a preferred embodiment, the polysilicon filling material 105 has a thickness of approximately 7000 to 8000 Å.

[0096] A step of planarising the surface of the semiconductor device 100 is then carried out by etching back the polysilicon filling material 105. The etchback comprises, as the skilled ones in the art know well, a first isotropic sub-step carried out as wet etching for removing the LOCOS structure 116 left on top of the trench 104 by the amorphous silicon deposition, and a second anisotropic endpoint sub-step carried out as dry etching (followed by an overetching step) on the underlying nitride layer 112 (as shown schematically in Figure 10H).

[0097] In practice, the nitride layer 112 will be covered with a thin layer 115 of oxynitride from a previous sidewall oxidising step, for example. However, the oxynitride of the layer 115 has a selectivity greater than 10:1 with respect to the polysilicon etchback, and is not a problem to this etching step.

[0098] The integration process continues through a step of coating the surface of the semiconductor device 100 with a protective resist layer, and a step of dry etching away the polysilicon on the wafer back side, known as back-etch.

[0099] The back-etching step is followed by a step of removing the combination of the nitride layer 112 and the underlying pad oxide layer 111 by wet etching, and an oxidising step to form a thin surface oxide layer 117 (as shown schematically in Figure 10I) to act as pre-implantation oxide for subsequent implantations.

[0100] It would be possible to only remove the hardmask nitride layer 112, in which case the oxidising step would be unnecessary.

[0101] For the instance under consideration of a semiconductor device 100 being fabricated with BiCMOS technology, the integration process according to the invention would further comprise a plurality of masking (deposition and development of a resist layer), implanting, and annealing steps directed to integrate sinker layers of the n and p types where required for forming the various components.

[0102] During any of these steps, the polysilicon filling material 105 of the trench 104 may be doped with the same (n- or p-type) dopant as is used for integrating the sinker layers. The polysilicon filling material 105 may be formed *in situ* during the deposition process.

[0103] With technologies, such as MOS technologies, that do not require sinker layers, but require enhancement of the polysilicon filling material 105 of the dielectric trench 104, indeed, the planarising or etching back step may be followed by another oxidising step of the pre-implantation oxide layer 117, and an enhancement implanting step carried out over the entire surface of the semiconductor device 100 with a dopant which will advantageously be self-aligned to the regions of the trench 104 by virtue of the LOCOS structure 116 provided (as shown schematically in Figure 10L).

[0104] Self-alignment of the enhancement dopant for the polysilicon 105 inside the trench 104 is an inherent feature to the integration process according to the invention due to the provision of the nitride layer 112 around the trench and the underlying bird's beak structure 116 near the surface of the trench 104.

[0105] In the instance of integration with BiCMOS technologies, if the energy of the enhancement implantation disallows use of the hardmask nitride layer 112, or if a screen formed from the nitride layer 112 is critical to potential overflowing of the dopant outside the trench 104, or if the hardmask nitride layer 112 has been removed directly after the polysilicon back-etching step, then the enhancement dopant used in the integration process according to the invention would be also self-aligned to the trench 104 by virtue of the LOCOS structure 116 surrounding the trench 104. In this case, it will suffice to set a masking resist layer 118, provided to define convenient openings C at deep enhanced regions or sinker layers 119, back from the bird's beak of the LOCOS structure 116 (as shown schematically in Figure 10M).

[0106] Specifically in the instance of integration technologies whereby bipolar (e.g. BiCMOS) components are integrated, the process sequence described so far would exhibit another favourable feature, i.e., self-alignment of the sinker layers 119 with respect to the trench 104. In particular, self-alignment is achieved by removing the masking resist layer 118 around the trench 104 from the side of the well 200 where the sinker layer 119 is to be integrated (as shown schematically in Figure 10N).

[0107] Under such conditions, self-alignment of the deep sinker layers advantageously allows the structure of an integrated component to be kept most compact.

[0108] After integrating the sinker layers 119 and before defining the active areas of the components, additional masking, implanting and annealing steps may be carried out in order to provide p-well and n-well layers wherever required for integrating complementary bipolar or unipolar components.

[0109] Advantageously according to the invention, these layers would be integrated before the active area is defined, so that aligned structures to the trench 104 bordering the isolation well 200 can be obtained which are unaffected by the required alignment to subsequently define a LOCOS structure 116* related to the active area.

[0110] Shown in Figure 100 by way of example is the integration of a p-well type of well 120, carried out before the active areas of the components are defined but after the sinker layer 119 is formed, using an additional masking layer 121.

[0111] By having the layers defined before the active areas self-aligned independently of those defined afterward, greater versatility is obtained for the integration of components inside the isolation well 200 produced by the integration process of this invention, as explained

hereinafter.

[0112] The integration process of this invention comprises in this case a step of defining active areas of components, e.g. using a conventional LOCOS technique, subsequent to a step of defining p-well and n-well layers by photomasking, implanting and annealing steps. This active area defining step provides for removing the previously formed layer 117 of pre-implantation oxide, growing another thin oxide layer 122 (approximately 200 to 300 Å thick in a preferred embodiment), also known as pad oxide; depositing a nitride layer 123 (approximately 600 to 700 Å thick in a preferred embodiment); and photomasking and etching the nitride layer 123 at the locations of so-called field regions 124 (as shown schematically in Figure 10P).

[0113] During the masking process, the nitride layer 123 is not removed from over the trenches 104 where the polysilicon filling material 105 is to be contacted; so as to prevent growth of the field oxide 106. It should be noted that an advantage of this invention is that, during the contact patterning step, the whole surface of the trench 104 has the same degree of planarity as the active regions.

[0114] The integration process according to the invention is then continued through an oxidising step (to a thickness of about 6000 to 7000 Å in a preferred embodiment), whereby a layer 106 of field oxide is formed over the regions 124 from which the nitride layer 123 has been removed (as shown schematically in Figure 10Q).

[0115] After the active area is defined as above, the integration process is carried on conventionally to integrate surface layers for use in forming various (unipolar or bipolar) components. In particular, the following steps are carried out:

- jointly removing the nitride layer 123 and thin pad oxide layer 122, and growing and removing a sacrificial oxide (approximately 200 to 300 Å thick in a preferred embodiment), as shown schematically in Figure 10R;
- growing a gate oxide (to a thickness of about 70 to 150 Å in a preferred embodiment), and depositing a polysilicon layer (to a thickness of about 3000 to 4000 Å in a preferred embodiment) in view of forming a gate terminal for unipolar components;
- depositing a dielectric layer (to a thickness of about 3000 to 4000 Å in a preferred embodiment) in view of having a spacer formed; and
- defining all the other layers required for integrating the structures of various components (as shown schematically in Figure 10S for body, base, source, drain, and emitter regions).

[0116] It should be noted that, once the above proc-

ess is completed, the surface layers will either be self-aligned along the peripheral regions of the well 200 by virtue of the bird's beak LOCOS structure 116*, or be aligned in the internal regions created with the photore-sist masking layer 118, according to necessity.

[0117] Furthermore, it can be appreciated that having the layers, defined ahead of the active area, self-aligned independently of the layers, defined after the active area, affords a more versatile integration of components within the isolation well 200.

[0118] The bird's beak structures that form around the trench 104 during the sidewall oxidising step, as well as during the field oxidising step, set a minimum distance between the layers self-aligned to them and the side dielectric of the trench 104.

[0119] In particular, since the self-aligned layers by the LOCOS structure 116 created during the sidewall oxidising step are bulk layers, and hence deeper and more diffused than the technology (sinker, p-well, n-well), the dopant will diffuse laterally farther than the minimum distance dictated by self-alignment, and therefore contact the sidewall oxide of the trench 104 directly, thus preventing pn surface junctions from forming near the trench 104.

[0120] It should be considered in this respect that the presence of a surface p-well beside the trench 104 leads to the appearance of a pn surface junction due to the intermediate n layer which separates it from the trench 104 (pn surface junction). In this case, the depletion of this pn surface junction would come in direct contact with the trench 104.

[0121] Advantageously according to the invention, a direct contact of the dopant side diffusion with the side-wall oxide of the trench 104 prevents the depleted regions of the pn surface junctions from contacting the walls 114 of the trench 104 and cause potential leakage phenomena. For example, as shown schematically in Figure 100, the p-well layer 120 is in direct contact with the trench B, thus preventing the formation of pn surface junctions.

[0122] This layer 120 forms a pn bulk junction, whose depletion does not affect the surface regions.

[0123] In the instance of the layers self-aligned by the LOCOS structure 116* created during the field oxidising step, since these are the layers where the surface structures of the components, and hence the thin and shallow-diffused layers of the technology (bases, emitters, sources, drains, enhancements), are formed, the dopant will diffuse laterally less than the minimum distance dictated by the self-alignment LOCOS structure 116*. Thus, pn surface junctions are formed whose depleted regions may cause leakage phenomena.

[0124] Advantageously according to the invention, by having the bulk layer integrated independently of the surface layers, electrical continuity of the surface layer dopant to the trench is ensured. It will suffice for the purpose to preliminarily integrate, where necessary, at the expected interspace surface junction which might form

subsequently to the field oxide realisation, a portion of a bulk layer doped with the same sign as the surface layer dopant and extending far enough to ensure electrical continuity between the two layers.

5 [0125] The well 200, being insulated dielectrically by the trenches 104, is thus specially versatile and adapted to produce voltage-bearing edge structures for the devices, or for all those structures which usually enter the fabrication of devices which requires on one or more operating high voltages (as VDMOS, MOS-drift, etc.).

10 [0126] After completing the structures for the various components, the integration process according to the invention provides a depositing step of a dielectric insulating layer 108, in this case VAPOX (of approximately 3000 Å), which is necessary to have the various components conventionally isolated from one another.

15 [0127] The integration process is completed by a step of uncovering the contact regions (including trenches 104 for which metal contacts are desired, as in the case of trench B), and a conventional sequence of steps are then carried out to complete the integration of the remaining surface layers, such as metallisation, insulating dielectrics, and passivants (as shown schematically in Figure 10S).

20 [0128] The integration of the semiconductor device 100 according to the BiCMOS technology, and provided with dielectric insulation according to the invention, is thus complete.

25 [0129] It should be noted that the semiconductor device 100, obtained with the integration process according to the invention and shown schematically in Figure 10S, includes a buried layer 102 of the n type, since an npn bipolar component has been taken to exemplify a device integration in the well.

30 [0130] In a more general way, buried layers of n- or p-type may be formed inside the isolation well 200, according to the types of the devices to be integrated in the well 200. These buried layers may provide, for example, collector and/or drain regions respectively for bipolar and unipolar components.

35 [0131] Buried layers, of p- or n-type, may also be formed during fabrication of the SOI substrate 103, either by carrying out an initial implanting step affecting the entire surface of the device-wafer back side, before the bonding process, or by masking, implanting, and annealing the surface of the device-wafer, followed by epitaxial growth. These conventional processes are also applicable to relatively thin SOI substrates.

40 [0132] Advantageously according to the invention, an alternative embodiment of the isolation well 200, having the same structural features, comprises a single nitride layer, serving as a hardmask layer to form the trench as well as to define the active areas of the components.

45 [0133] This alternative embodiment is shown schematically in Figures 11A and 11B.

50 [0134] A semiconductor device 100 has been considered for these Figures, as it appears after the polysilicon etching back step (shown schematically in Figure 10H).

[0135] In this alternative embodiment of the integration process according to the invention, the combination of the nitride layer 112 and the pad oxide layer 111 is not removed (as shown schematically in Figure 11A). Accordingly, the polysilicon filling material 105 of the trench 104 is doped directly using the same dopant as in defining the sinker regions 119, as previously described.

[0136] The presence of residual hardmask nitride layer 112 all over the surface of the semiconductor device 100 requires that the implantations for defining the sinker regions 119, as well as the p-well and n-well layers, be formed at a slightly higher energy.

[0137] The sinker regions 119 may be integrated, if desired, by removing the nitride layer 112 in a masking and etching step, since the high dosage used in forming the layers, at the higher implanting energy needed to go through the nitride layer 112, may limit the development of the implanting step.

[0138] Because of the hardmask nitride layer 112 being also used for defining the active areas of the components, removal of the nitride layer 112 from the sinker regions 119 results in the field oxide 106 being grown thereon. In actual practice; this will not affect the performance of integrated devices thus fabricated, since the sinker regions 119 would be separated from the active regions by the field oxide itself.

[0139] This same way of reasoning also applies to the surfaces of the trenches 104, where the absence of a second nitride layer for defining the contact regions results now in the field oxide layer 106 being grown (as shown schematically in Figure 11B).

[0140] In this case, before defining the insulating surface dielectric of the components, a photomasking and etching process must be carried out to remove the thick oxide layer 106 such that contacts are opened in the sinker regions 119 and in the polysilicon filling material 105 of the trench 104.

[0141] The remainder of the process sequence is as previously described, up to completion of the structure.

[0142] Advantageously according to the invention, another alternative embodiment of the isolation well 200 is as shown schematically in Figures 12A and 12B.

[0143] Here again, a single nitride layer 112 is used, but this layer is removed immediately after defining the trench 104. In this case, the underlying thin pad oxide layer 111 may also be removed.

[0144] In particular, a semiconductor device 100 has been considered for Figures 12A and 12B, as it appears after the trench etching step (shown schematically in Figure 10E).

[0145] According to this alternative embodiment, the integration process of the invention includes a step of removing the nitride layer 112 (optionally, the pad oxide layer 111 as well), and an oxidising step (to a thickness of about 4000 to 5000 Å in a preferred embodiment) which also affects the sidewalls 114 of the trench 104. It should be noted that the absence of a nitride layer 112 results in an oxide layer 125 being grown also on the

surface of the semiconductor device 100.

[0146] Thereafter, a depositing step of the polysilicon filling material 105 in the trench 104 (as shown schematically in Figure 12A), and a planarising step to remove the polysilicon from the wafer surface, are carried out.

[0147] For example, this planarising step may be an endpoint planarising step carried out on the underlying oxide layer 125 and followed by overetching to set back the polysilicon 105 as far as the silicon/oxide interface.

[0148] A pre-implantation oxidising step is then carried out (to a thickness of about 200 to 300 Å in a preferred embodiment) to have a pre-implantation oxide 126 grow on just the polysilicon filling material 105 of the trench 104 (where desired), not on the remaining surface of the semiconductor device 100 where the presence of an oxide layer 125 of substantial thickness would prevent any growth of significance.

[0149] Advantageously according to the invention, in the instance of a semiconductor device 100 being integrated with MOS technology, just as assumed hereinabove, the polysilicon filling material 105 may be enhanced by implantation of the semiconductor device 100 throughout, the substantial thickness of the oxide layer 125 covering the whole surface (but for the trench 104 where the polysilicon filling material 105 would be exposed) and allowing the polysilicon 105 inside the trench 104 to be doped in a self-aligned manner.

[0150] The polysilicon 105 would be doped as previously described (e.g., at the same time as the sinker regions 119 are integrated) even in the more general case of BiCMOS integration technologies. The active areas of the components are then defined by means of a masking and etching process directed to remove the thick oxide layer 125 from the surface of the semiconductor device 100. The p-well and n-well layers are then integrated (as shown schematically in Figure 12B).

[0151] From now on, the process sequence is the same as previously described, up to completion of the semiconductor device 100.

[0152] A major difference in the semiconductor device 100 having a trench insulating structure, as formed by said another alternative embodiment of the integration process according to the invention, is a lesser degree of surface planarity of the semiconductor device 100, which is due to the absence of a nitride layer for defining the active area (and absence, therefore, of the conventional LOCOS technique). The isolation well 200 is made more compact, though, by the absence of bird's beak structures all around the periphery of the trench 104, the layers from which the component structures are formed being aligned by the simple expedient of using a photoresist masking layer.

[0153] Advantageously according to the invention; the p-well and n-well layers are, differently from before, formed after the active area is defined, and by reason of the LOCOS structures being missing, self-alignment of the bulk layers will not be naturally independent of the

surface layers. A degree of independence may yet be established between said layers, if necessary, by masking with an appropriate resist layer during the doping step.

[0154] Furthermore, for electrical continuity to exist from the p-type bulk layers to the dielectric trench 104 (e.g., the p-well, so as to avoid pn surface junctions toward the trench), a portion 127 of the thick field oxide 106 should be removed locally from the trench 104 side lying within the isolation well 200, during the active area definition (as shown schematically in Figure 12B for trench B).

[0155] A further alternative embodiment of the isolation well 200 may be provided as shown schematically in Figures 13A and 13B.

[0156] This alternative embodiment also uses a single nitride layer, but allows self-alignment of the bulk layers to be independent of the surface layers in an inherent manner to the structure. In this case, the field oxidising step provided in the previous alternative embodiment of the integration process according to the invention can be omitted.

[0157] A semiconductor device 100 is considered as it appears after the trench etching step (shown schematically in Figure 10H).

[0158] According to this alternative embodiment of the integration process of the invention, an oxidising step is carried out to form a thin oxide layer 128 on the surface of the polysilicon filling material 105 of the trench 104, followed by a step of removing the hardmask nitride layer 112 (as shown schematically in Figure 13A).

[0159] This alternative embodiment of the integration process according to the invention further comprises a step of doping the polysilicon filling material 105 of the trench 104, a step of integrating the bulk layers (as shown schematically in Figure 13B), and a step of integrating the remaining surface layers as previously discussed.

[0160] It should be noted that the absence of a field oxide layer 106 causes no structural problems because the side insulation, provided by the dielectric trenches 104 and the LOCOS structure 116 around the latter, is adequate to ensure both dielectric insulation and good performance of the components inside the well 200. In this case, the active area of the semiconductor device 100 would be substantially coincident with the area bordered by the trenches 104.

[0161] Furthermore, no problems are posed by the absence of a thick oxide layer 106 from the isolation region between the bases and the collectors of bipolar components, and between the bodies and the drains of VDMOS components, (which region would be defined by a thick oxide layer in known devices as well), on account of the insulating dielectric integrated during the contact-forming step, especially where low-voltage components are involved.

[0162] Figures 14A and 14B illustrate, by way of non-limitative example, the versatility of the structure of the

isolation well 200 according to the invention. In particular, a connection between the polysilicon layer, from which the gate terminals of unipolar components are to be formed, and the polysilicon filling material layer 105 of the trench, or to regions inside the isolation well 200, is provided.

[0163] It should be noted that the gate polysilicon layer may also be utilised to provide component interconnecting tracks between wells.

[0164] A semiconductor device 100 has been considered as it appears after the field oxide layer 106 is formed (shown schematically in Figure 10Q). The integration process according to the invention comprises a step of removing the combination of the nitride layer 112 and the underlying pad oxide-layer 111.

[0165] A step of growing and removing a sacrificial oxide, a step of growing a gate oxide 129, and a step of masking and etching away such a gate oxide 129 from regions of interest, e.g. the interior of the well 200 and/or the polysilicon filling material 105, are then carried out (as shown schematically in Figure 14A).

[0166] At this stage, a depositing step of a polysilicon layer 130 is carried out in order to define the structures of the gate terminals for unipolar components, the gate polysilicon layer 130 also serving as an interconnect layer to connect the various integrated structures to each other.

[0167] It is known to dope the gate polysilicon layer 130 *in situ*, either during the depositing step itself or concurrently with subsequent enhancement implantations to be effected in order to define the emitter and source regions of the components integrated to the semiconductor device 100.

[0168] In fabricating the semiconductor device 100 shown in Figures 14A and 14B, it is expedient to preliminarily enhance using dopant (of p- or n-type) the areas of contact of the gate polysilicon layer 130 with the silicon of the semiconductor device 100, so as to lower their contact resistance. The dopants employed to define the sinker regions 119, or a dedicated masking and implanting step, or an implanting step already provided by the integration process, may be used for this conventional operation.

[0169] The gate polysilicon layer 130 is then etched (using an additional masking and etching step) away from regions of no interest (as shown schematically in Figure 14B).

[0170] Finally, the resulting polysilicon regions 130* are insulated dielectrically by means of an oxidising step directed to provide an oxide layer, useful as a pre-implantation oxide for integrating the next layers.

[0171] It should be noted that the semiconductor device 100 shown in Figure 14B has a contact formed between the gate polysilicon layer 130 and a region inside the well 200, such as the sinker layer 119, as well as to the polysilicon filling material 105 of trench B. If required, other structures may be similarly contacted.

[0172] This alternative embodiment merely requires

an additional masking step, and is quite effective in the design of resistant devices to ionising radiation. By biasing the polysilicon filling material 105 and/or the polysilicon on regions contacting the interior of the well 200, any parasitic components (parasitic MOS along surface channels, leakage between contiguous wells, breakdown instability, etc.), due to the effect of ionising radiation can be cut off.

[0173] For simplicity, no detailed description of conventional process steps directed to prevent development of flaws, such as the growth of pre-implantation oxides and sacrificial oxides, has been included in the foregoing description of the different processing steps. It should be understood, however, that such expedients may also find use in the integration process according to the invention, where required.

[0174] Also, the process steps described hereinabove in connection with the integration process according to the invention and its alternative embodiments may be variously combined to produce other structures for the well 200.

[0175] To summarise, the above description of the integration process according to the invention and alternative embodiments thereof brings out that the isolation well 200 formed in accordance with the invention can admit of any process and/or structure variations or integrations.

[0176] In general, it will be appreciated that any structural changes required for specific applications can be introduced at any stage of the process sequence, without unduly disarranging the process sequence or adding complicated process steps.

[0177] These advantageous features are mainly due to the use of the nitride layer 112 as a hardmask, and to the integration of the trench 104 before the active areas of the components of the semiconductor device 100 are defined.

[0178] Both these features, additionally to making for a highly adaptable isolation well 200 to any changes in the process, bring about such benefits as self-alignment of the dopant employed to enhance the polysilicon filling material 105 of the trench 104 and natural decoupling of the integration of the bulk layers of the components from the surface structures, thereby improving the versatility of the isolation well 200 and its adaptability to the integration of more complex structures and alternative embodiments.

[0179] Lastly, the integration process according to the invention allows an isolation well to be formed by means of a sequence of steps which is much more simple and cost effective than the conventional one. For the purpose, in the integration process according to the invention, the trenches 104 are formed ahead of the field oxide 106, and a nitride layer grown over the pad oxide layer 111 as hardmask is used in such a way to overcome the problem posed by the buried oxide layer 102 being etched away when the hardmask is removed.

Claims

1. Integration process in a SOI substrate (103), of a semiconductor device (100) comprising at least a dielectrically insulated well (200), which process comprises:

- an oxidising step directed to form an oxide layer (111);
- a depositing step of a nitride layer (112) onto said oxide layer (111); and
- a masking step, carried out onto said nitride layer (112) using a resist layer (113) and directed to define suitable photolithographic openings for forming at least one dielectric trench (104) effective to provide side insulation for said well (200);

characterised in that it further comprises:

- an etching step of said nitride layer (112) and said oxide layer (111), as suitably masked by said resist layer (113), said nitride layer (112) being used as a hardmask;
- a step of forming said at least one dielectric trench (104) and comprising at least one etching step of said substrate (103), an oxidising step of at least sidewalls (114) of said at least one dielectric trench (104), and a filling step of said at least one trench (104) with a filling material (105); and
- a step of defining active areas of components to be integrated in said well (200), being carried out after said step of forming said at least one dielectric trench (104).

2. Integration process according to Claim 1, characterised in that said oxidising step of said sidewalls (114) of said at least one dielectric trench (104) does not plug it up dielectrically, and that said nitride layer (112) on the surface of said semiconductor device (100) prevents oxide from being grown during said oxidising step.

3. Integration process according to Claim 1, characterised in that it further comprises a step of removing said hardmask nitride layer (112), and a further step of growing an oxidation layer on the surface of said semiconductor device (100).

4. Integration process according to Claim 3, characterised in that it further comprises a further step of removing said oxide layer (111).

5. Integration process according to Claim 1, **characterised in that** said oxidising step produces a plurality of bird's beak structures (116) at the edges of said at least one dielectric trench (104) where said nitride layer (112) is discontinued. 5
6. Integration process according to Claim 5, **characterised in that** it further comprises a further step of planarising the surface of said semiconductor device (100) by etching back said filling material (105), thereby removing said plurality of bird's beak structures (116). 10
7. Integration process according to Claim 5, **characterised in that** said oxidising step places said walls (114) of said trench (104) in direct contact with at least one doped surface layer (120). 15
8. Integration process according to Claim 1, **characterised in that** a filling material (105) is used, during said step of filling said at least one trench, said filling material having a sufficient thickness to plug up said at least one dielectric trench (104). 20
9. Integration process according to Claim 1, **characterised in that** it further comprises a step of doping said filling material (105). 25
10. Integration process according to Claim 9, **characterised in that** said doping step is carried out during a step of implanting at least one implanted layer needed to form components to be integrated in said well (200). 30
11. Integration process according to Claim 9, **characterised in that** said doping step is carried out *in situ* during said filling step. 35
12. Integration process according to Claim 9, **characterised in that** said doping step comprises a further oxidising step of a pre-implantation oxide layer (117), and an enhancement implanting step carried out on the entire surface of said semiconductor device (100). 40
13. Integration process according to Claim 5, **characterised in that** it further comprises a step of forming enhanced deep regions (119) in said well (200). 45
14. Integration process according to Claim 13, **characterised in that** said step of forming enhanced deep regions (119) comprises at least one masking step of said well (200), carried out using a masking resist layer (118) to define convenient openings (C) at the locations of said enhanced deep regions (119), followed by an implanting step. 50
15. Integration process according to Claim 14, **characterised in that** said masking resist layer (118) is set back from said bird's beak structures (116). 55
16. Integration process according to Claim 14, **characterised in that** said masking resist layer (118) is removed from around said at least one oxidised trench (104) on said well (200) side.
17. Integration process according to Claim 1, **characterised in that** it further comprises masking, implanting, and annealing steps directed to produce, where required, convenient doped layers, before said active area defining step.
18. Integration process according to Claim 1, **characterised in that** said active area defining step comprises at least one depositing step of a further nitride layer (123), and a step of photomasking and etching said additional nitride layer (123) at the locations of field regions (124).
19. Integration process according to Claim 18, **characterised in that** said further nitride layer (123) is removed from said at least one trench (104) to isolate said filling material (105).
20. Integration process according to Claim 18, **characterised in that** said additional nitride layer (123) is not removed from said at least one trench (104), thereby establishing a contact to said filling material (105).
21. Integration process according to Claim 18, **characterised in that** it further comprises an oxidising step effective to form a field oxide layer (106) over said field regions (124) and a second plurality of bird's beak structures (116*) at the edges of said field regions (124) where said additional nitride layer (123) is discontinued.
22. Integration process according to Claim 21, **characterised in that** said oxidising step is preceded by a step of integrating a portion of doped layer effective to oppose formation, from said oxidising step, of interspace surface junctions in the neighbourhood of said field regions (124).
23. Integration process according to Claim 1, **characterised in that** said nitride layer (112) is used for said active area defining step, and that it comprises at least one step of photomasking and etching said nitride layer (112) away from field regions (124).
24. Integration process according to Claim 23, **characterised in that** said nitride layer (112) is not removed from said at least one trench (104), thereby establishing a contact to said filling material (105).

25. Integration process according to Claim 13, **characterised in that** said step of forming enhanced deep regions (119) comprises at least one step of masking said nitride layer (112) in order to define convenient openings (C) at the locations of said enhanced deep regions (119), followed by an implanting step. 5
26. Integration process according to Claim 25, **characterised in that** it further comprises a step of removing a thick oxide layer (106) from said at least one dielectric trench (104). 10
27. Integration process according to Claim 1, **characterised in that** it comprises a further step of removing said nitride layer (112) after said step of forming said at least one dielectric trench (104). 15
28. Integration process according to Claim 27, **characterised in that** it comprises a further step of removing said oxide layer (111) after said further step of removing said nitride layer (112). 20
29. Integration process according to Claim 27, **characterised in that** said oxidising step of said sidewalls (114) of said at least one dielectric trench (104) comprises growing a further oxide layer (125) over the surface of said semiconductor device (100). 25
30. Integration process according to Claim 27, **characterised in that** said active area defining step comprises a step of masking and etching said further oxide layer (125). 30
31. Integration process according to Claim 3, **characterised in that** it further comprises, carried out before said step of removing said hardmask nitride layer (112), an oxidising step effective to form a thin oxide layer (128) over the surface of said filling material (105) of said at least one trench (104). 35
40
32. Integration process according to Claim 1, **characterised in that** the thickness of said nitride layer (112) used as a hardmask is adequate to ensure proper performance during subsequent etching steps directed to form said at least one dielectric trench (104). 45
33. Integration process according to Claim 32, **characterised in that** a value of less than 3 or 4 is selected for the ratio between said nitride layer (112) thickness used as a hardmask and an oxide layer (111) thickness. 50
34. Integration process according to Claim 1, **characterised in that** it further comprises a step of coating the surface of said semiconductor device (100) with a protective resist layer, and a step of backetching the back side of said semiconductor device (100). 55
35. Integration process according to Claim 34, **characterised in that** it further comprises a step of removing said nitride layer (112) and said oxide layer (111), and an oxidising step effective to form, on the surface of said semiconductor device (100), a thin layer (117) of pre-implantation oxide for said step of defining active areas of components to be integrated in said well (200).
36. Integration process according to any of the preceding claims, **characterised in that** said at least one dielectric trench (104) is formed to contact a buried oxide layer (102) underlying said substrate (103) and effective to provide vertical insulation for said well (200).
37. Integration process according to Claim 36, **characterised in that** it comprises a step of forming at least a second dielectric trench (104) providing, jointly with said at least one dielectric trench (104) and said buried oxide layer (102), a trench insulating structure for said well (200).




FIG. 1
PRIOR ART




FIG. 2A
PRIOR ART




FIG. 2B
PRIOR ART




FIG. 2C
PRIOR ART




FIG. 2D
PRIOR ART






FIG. 2E
PRIOR ART






FIG. 2H
PRIOR ART






FIG. 2I
PRIOR ART






FIG. 2L
PRIOR ART




FIG. 2M
PRIOR ART




FIG. 2N
PRIOR ART




FIG. 2O
PRIOR ART




FIG. 3A
PRIOR ART




FIG. 3B
PRIOR ART




FIG. 3C
PRIOR ART




FIG. 4A
PRIOR ART




FIG. 4B
PRIOR ART




FIG. 5A
PRIOR ART




FIG. 5A-1
PRIOR ART




FIG. 5B
PRIOR ART




FIG. 5C
PRIOR ART




FIG. 5D
PRIOR ART




FIG. 5E
PRIOR ART




FIG. 5F
PRIOR ART




FIG. 6A
PRIOR ART




FIG. 6B
PRIOR ART




FIG. 6C
PRIOR ART




FIG. 6D
PRIOR ART




FIG. 6E
PRIOR ART




FIG. 7A
PRIOR ART




FIG. 7B
PRIOR ART




FIG. 7C
PRIOR ART




FIG. 7D
PRIOR ART




FIG. 7E
PRIOR ART




FIG. 8A
PRIOR ART




FIG. 8B
PRIOR ART




FIG. 8C
PRIOR ART




FIG. 9




FIG. 10A




FIG. 10B




FIG. 10C




FIG. 10D




FIG. 10E




FIG. 10F




FIG. 10G




FIG. 10H






FIG. 10I






FIG. 10N




FIG. 10O




FIG. 10P




FIG. 10Q




FIG. 10R






FIG. 10S






FIG. 12A




FIG. 12B




FIG. 13A




FIG. 13B




FIG. 14A




FIG. 14B



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 00 83 0870

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	EP 0 451 454 A (TOKYO SHIBAURA ELECTRIC CO) 16 October 1991 (1991-10-16) * abstract; claims; figures 3,4A-4C * * column 3, line 35 - column 4, line 26 *	1,2,5,8, 17,23, 27-30, 32,36,37	H01L21/762 H01L21/763
Y	----	7,9	
Y	JEROME R ET AL: "THE EFFECT OF TRENCH PROCESSING CONDITIONS ON COMPLEMENTARY BIPOLAR ANALOG DEVICES WITH SOI/TRENCH ISOLATION" MINNEAPOLIS, OCT. 4 - 5, 1993, NEW YORK, IEEE, US, vol. -, 1993, pages 41-44, XP000482240 ISBN: 0-7803-1317-8 * abstract; figure 1; table 1 *	7	
Y	US 5 607 875 A (HASHIMOTO SHINICHI ET AL) 4 March 1997 (1997-03-04) * abstract; claims; figure 1E * * column 6, line 52 - column 7, line 5 *	9	TECHNICAL FIELDS SEARCHED (Int.Cl.7)
A	US 5 442 223 A (FUJII TETSUO) 15 August 1995 (1995-08-15) * abstract; claims; figures *	1	H01L
A	MAKOTO YOSHIDA ET AL: "A BIPOLAR-BASED 3.5 MUM BICMOS TECHNOLOGY ON BONDED SOI FOR HIGH-SPEED LSIS" IEICE TRANSACTIONS ON ELECTRONICS, INSTITUTE OF ELECTRONICS INFORMATION AND COMM. ENG. TOKYO, JP, vol. E77-C, no. 8, 1 August 1994 (1994-08-01), pages 1395-1402, XP000470635 ISSN: 0916-8524 * abstract; figures 2,6,9,12 *	1	
	----- -/--		
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 7 June 2001	Examiner Wirner, C
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application I : document cited for other reasons & : member of the same patent family, corresponding document	

EPO FORM 1503 03/92 (PC/C01)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 00 83 0870

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
A,D	US 5 914 523 A (YINDEEPOL WIPAWAN ET AL) 22 June 1999 (1999-06-22) * abstract; claims; figures * -----	1	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 7 June 2001	Examiner Wirner, C
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 01/92 (Pdc01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 83 0870

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

07-06-2001

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0451454 A	16-10-1991	JP 2001316 C	20-12-1995
		JP 3234042 A	18-10-1991
		JP 7036419 B	19-04-1995
		KR 9403217 B	16-04-1994
		US 5111272 A	05-05-1992
US 5607875 A	04-03-1997	JP 7326663 A	12-12-1995
US 5442223 A	15-08-1995	JP 2822656 B	11-11-1998
		JP 4154147 A	27-05-1992
US 5914523 A	22-06-1999	DE 19906030 A	19-08-1999
		US 6121148 A	19-09-2000

EPO FORM P0159

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82